A 915 MHz CMOS Frequency Synthesizer
نویسنده
چکیده
منابع مشابه
A 900-MHz 2.5-mA CMOS Frequency Synthesizer with an Automatic SC Tuning Loop
A 900-MHz phase-locked loop frequency synthesizer implemented in a 0.6m CMOS technology is developed for the Wireless Integrated Network Sensors applications. It incorporates an automatic switched-capacitor (SC) discrete-tuning loop to extend the overall frequency tuning range to 20%, while the VCO gain ( VCO) resulting from the CMOS varactor continuous-tuning is kept low at only 20 MHz/V in or...
متن کاملA fully integrated frequency synthesizer for a dual-mode GPS and Compass receiver
This paper presents a fully integrated frequency synthesizer for a dual-mode GPS and Compass receiver fabricated in a 0.13 m CMOS technology. The frequency synthesizer is implemented with an on-chip symmetric inductor and an on-chip loop filter. A capacitance multiplying approach is proposed in the on-chip loop filter design for area-saving consideration. Pulse-swallow topology with a multistag...
متن کامل5.2-GHz CMOS HIPERLAN Transceivers
This paper describes the design of a CMOS frequency synthesizer targeting wireless local area network applications in the 5-GHz range, with emphasis on the HIPERLAN standard. Based on an integer-N architecture, the synthesizer produces a 5.2-GHz output as well as the quadrature phases of a 2.6-GHz carrier. Fabricated in a 0.4m digital CMOS technology, the circuit provides a channel spacing of 2...
متن کاملSwitchable PLL Frequency Synthesizer andHot Carrier Effects
In this paper, a new strategy of switchable CMOS phase-locked loop frequency synthesizer is proposed to increase its tuning range. The switchable PLL which integrates two phase-locked loops with different tuning frequencies are designed and fabricated in 0.5 μm n-well CMOS process. Cadence/Spectre simulations show that the frequency range of the switchable phased-locked loop is between 320 MHz ...
متن کاملA 100-MHz, 16-b, Direct Digital Frequency Synthesizer with a 100-dBc Spurious-Free Dynamic Range
This paper describes the architecture and the IC implementation of a direct digital frequency synthesizer (DDFS) that is based on an angle rotation algorithm (similar to CORDIC). It is shown that the architecture can be implemented as a multiplierless, feedforward, and easily pipelineable datapath. A prototype IC has been designed, fabricated in 1.0m CMOS, and tested. The IC produces 16-b sine ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1995